CHAPTER NINETEEN

Saturated Enhancement-Only Loaded NMOS Inverter

Introduction

In this chapter, we will describe the saturated enhancementonly loaded NMOS inverter.

The basic inverter consists of two enhancement-only NMOS transistors (size of load resistor is more one thousand larger in size than the MOSFET)

Operation of Saturated Enhancement-Only Loaded NMOS Inverter

The enhancement NMOS load device operates <u>always</u> in saturation

$$V_{DS,L} = V_{GS,L}$$

$$V_{DS,L}(sat) = V_{GS,L} - V_{TN,L}$$
$$= V_{DS,L} - V_{TN,L}$$

$$V_{DS,L}(sat) < V_{DS,L}$$
 N_L is in saturation operation


$$V_{IN} = V_{GS,O}$$

$$V_{OUT} = V_{DS,O} = V_{DD} - V_{DS,L}$$

When $V_{IN} = V_{GS,O} < V_{TN,O}$: $\rightarrow N_O$ is cut-off and it does not conduct current, however N_I is still in the saturation region

$$I_{D,L} = \frac{K_n}{2} (V_{GS,L} - V_{TN,L})^2 = 0 \Rightarrow V_{GS,L} = V_{TN,L}$$





$$V_{OUT} = V_{DD} - V_{GS,L}$$
 High

Anas

Operation of Saturated Enhancement-Only Loaded NMOS Inverter


As $V_{IN} = V_{GS,O} > V_{TN,O}$: $\rightarrow N_O$ starts to conduct (saturation), while N_L is still in the saturation region


$$I_{D,O}(sat) = I_{D,L}(sat)$$

$$\frac{K_{n,O}}{2} (V_{GS,O} - V_{TN,O})^2 = \frac{K_{n,L}}{2} (V_{GS,L} - V_{TN,L})^2$$

$$V_{IN} = V_{GS,O}$$

$$V_{GS,L} = V_{DD} - V_{OUT}$$





Operation of Saturated Enhancement-Only Loaded NMOS Inverter

As $V_{IN} = V_{GS,O} > V_{TN,O}$: $\rightarrow N_O$ starts to conduct (saturation), while N_L is still in the saturation region

$$\frac{K_{n,O}}{2} (V_{GS,O} - V_{TN,O})^2 = \frac{K_{n,L}}{2} (V_{GS,L} - V_{TN,L})^2$$


$$V_{IN} = V_{GS,O}$$

$$V_{GS,L} = V_{DD} - V_{OUT}$$

$$\sqrt{\frac{K_{n,O}}{K_{n,L}}} (V_{IN} - V_{TN,O}) = (V_{DD} - V_{OUT} - V_{TN,L})$$

$$\sqrt{\frac{K_{n,O}}{K_{n,L}}} (V_{IN} - V_{TN,O}) = (V_{DD} - V_{TN,L}) - V_{OUT}$$

$$V_{OUT} = -\sqrt{\frac{K_{n,O}}{K_{n,L}}}V_{IN} + \sqrt{\frac{K_{n,O}}{K_{n,L}}}V_{TN,O} + (V_{DD} - V_{TN,L})$$



Slope=-
$$(K_{n,O}/K_{n,L})^{1/2}$$

0

Operation of Saturated Enhancement-Only Loaded NMOS Inverter

 N_{O} stays in saturation as long as $V_{OUT} > V_{GS,O} - V_{Tn,L}$, but if $V_{OUT} = V_{DS,O} < V_{GS,O} - V_{Tn,L}$ then N_{O} moves into linear region

$$\frac{K_{n,O}}{2} \left(2 \left(V_{GS,O} - V_{TN,O} \right) V_{DS,O} - V_{DS,O}^2 \right) = \frac{K_{n,L}}{2} \left(V_{GS,L} - V_{TN,L} \right)^2$$

$$V_{IN} = V_{GS,O}$$

$$V_{GS,L} = V_{DD} - V_{OUT}$$

$$\frac{K_{n,O}}{2} \left(2 \left(V_{IN} - V_{TN,O} \right) V_{OUT} - V_{OUT}^2 \right) = \frac{K_{n,L}}{2} \left(V_{DD} - V_{OUT} - V_{TN,L} \right)^2$$

$$2\frac{K_{n,O}}{K_{n,L}}(V_{IN}-V_{TN,O})V_{OUT}-\frac{K_{n,O}}{K_{n,L}}V_{OUT}^2=V_{OUT}^2-2(V_{DD}-V_{TN,L})V_{OUT}+(V_{DD}-V_{TN,L})^2$$

$$\left(1 + \frac{K_{n,O}}{K_{n,L}}\right)V_{OUT}^2 - 2\left[\left(V_{DD} - V_{TN,L}\right) + \frac{K_{n,O}}{K_{n,L}}\left(V_{IN} - V_{TN,O}\right)\right]V_{OUT} + \left(V_{DD} - V_{TN,L}\right)^2 = 0$$

6

Operation of Saturated Enhancement-Only Loaded NMOS Inverter

$$\left(1 + \frac{K_{n,O}}{K_{n,L}}\right)V_{OUT}^2 - 2\left[\left(V_{DD} - V_{TN,L}\right) + \frac{K_{n,O}}{K_{n,L}}\left(V_{IN} - V_{TN,O}\right)\right]V_{OUT} + \left(V_{DD} - V_{TN,L}\right)^2 = 0$$


$$V_{OUT} = \frac{2\left[\left(V_{DD} - V_{TN,L}\right) + \frac{K_{n,O}}{K_{n,L}}\left(V_{IN} - V_{TN,O}\right)\right]}{2\left(1 + \frac{K_{n,O}}{K_{n,L}}\right)} \pm \frac{\sqrt{4\left[\left(V_{DD} - V_{TN,L}\right) + \frac{K_{n,O}}{K_{n,L}}\left(V_{IN} - V_{TN,O}\right)\right]^{2} - 8\left(1 + \frac{K_{n,O}}{K_{n,L}}\right)\left(V_{DD} - V_{TN,L}\right)^{2}}}{2\left(1 + \frac{K_{n,O}}{K}\right)}$$

$$V_{OUT} = \frac{(V_{DD} - V_{TN,L})^2}{2\left[(V_{DD} - V_{TN,L}) + \frac{K_{n,O}}{K_{n,L}}(V_{IN} - V_{TN,O})\right]}$$

Graphical determination of VTC:

$$V_{IN} = V_{\underline{GS}}$$
 , $V_{OUT} = V_{DS}$

Load line:
$$I_{D,O} = I_{D,L} = \frac{K_{n,L}}{2} (V_{DD} - V_{DS,O} - V_{TN,L})^2$$



Analytical determination of VTC:

 V_{OH}


When V_{IN} is low, i.e. $V_{IN} = V_{GS} < V_{TN}$: $\rightarrow N_O$ is cut-off

$$I_L = I_D = 0$$

$$I_L = I_D = 0 \qquad V_{OH} = V_{DD} - V_{TN,L}$$

 V_{II} in MOSFET is **not** defined from $dV_{OUT}/dV_{IN} = -1$

$$V_{IL} = V_{TN,O}$$



Analytical determination of VTC:

 $V_{\scriptscriptstyle OL}$

Ch. 19


For the low output state, the N-MOS operates in linear mode:

$$I_{D} = \frac{K_{n}}{2} \left[2 \times (V_{GS} - V_{TN}) V_{DS} - V_{DS}^{2} \right]$$

Now, just as an assumption that the MOS is driven by a similar gate, i.e. $V_{IN} = V_{GS,O} = V_{OH} = V_{DD} - V_{TN,L}$.

$$\frac{K_{n,O}}{2} \left(2 \left(V_{GS,O} - V_{TN,O} \right) V_{DS,O} - V_{DS,O}^2 \right) = \frac{K_{n,L}}{2} \left(V_{GS,L} - V_{TN,L} \right)^2$$

$$\frac{K_{n,O}}{2} \left(2 \left(V_{DD} - V_{TN,L} - V_{TN,O} \right) V_{OL} - V_{OL}^2 \right) = \frac{K_{n,L}}{2} \left(V_{DD} - V_{OL} - V_{TN,L} \right)^2$$





Analytical determination of VTC:

$$V_{OL} = \frac{2\left[\left(V_{DD} - V_{TN,L}\right) + \frac{K_{n,O}}{K_{n,L}}\left(V_{DD} - V_{TN,L} - V_{TN,O}\right)\right]}{2\left(1 + \frac{K_{n,O}}{K_{n,L}}\right)} \pm \frac{1}{2\left(1 + \frac{K_{n,O}}{K_{n,L}}\right)}$$

$$\frac{1}{\sqrt{4\left[\left(V_{DD}-V_{TN,L}\right)+\frac{K_{n,O}}{K_{n,L}}\left(V_{DD}-V_{TN,L}-V_{TN,O}\right)\right]^{2}-8\left(1+\frac{K_{n,O}}{K_{n,L}}\right)\left(V_{DD}-V_{TN,L}\right)^{2}}}{2\left(1+\frac{K_{n,O}}{K_{n,D}}\right)\left(1+\frac{$$

$$2\left(1+\frac{K_{n,O}}{K_{n,L}}\right)$$

$$V_{OL} \cong \frac{\left(V_{DD} - V_{TN,L}\right)^2}{2\left[\left(V_{DD} - V_{TN,L}\right) + \frac{K_{n,O}}{K_{n,L}}\left(V_{DD} - V_{TN,L} - V_{TN,O}\right)\right]} \quad \text{APPROXIM}$$

Analytical determination of VTC:

 $V_{{\scriptscriptstyle I\!H}}$

 V_{IH} in MOSFET is defined as the input voltage slightly before $V_{OUT} = V_{OI}$ where slope=-1 or

$$\frac{dV_{OUT}}{dV_{IN}} = -1$$

For high input voltages (i.e. $V_{OUT} \rightarrow V_{OL}$), N_O is in <u>linear operation</u>

$$\frac{K_{n,O}}{2} \left(2 \left(V_{IN} - V_{TN,O} \right) V_{OUT} - V_{OUT}^2 \right) = \frac{K_{n,L}}{2} \left(V_{DD} - V_{OUT} - V_{TN,L}^2 \right)^2$$

$$\frac{K_{n,O}}{2} \left(2(V_{IN} - V_{TN,O}) \frac{dV_{OUT}}{dV_{IN}} + 2V_{OUT} - 2V_{OUT} \frac{dV_{OUT}}{dV_{IN}} \right) = -K_{n,L} (V_{DD} - V_{OUT} - V_{TN,L}) \frac{dV_{OUT}}{dV_{IN}}$$

$$K_{n,O}(-(V_{IN}-V_{TN,O})+2V_{OUT})=K_{n,L}(V_{DD}-V_{OUT}-V_{TN,L})$$


Analytical determination of VTC:

V_{IH} in MOSFET is defined as the input voltage slightly before $V_{OUT} = V_{OI}$ where slope = -1 or

$$\frac{dV_{OUT}}{dV_{IN}} = -1$$

For high input voltages (i.e. $V_{OUT} \rightarrow V_{OL}$), N_O is in <u>linear operation</u>


$$V_{OUT}(IH) = \frac{K_{n,O}(V_{IN} - V_{TN,O}) + K_{n,L}(V_{DD} - V_{TN,L})}{2K_{n,O} + K_{n,L}}$$





$$\operatorname{must} V_{DS} \leq (V_{GS} - V_{TN}) \quad \text{i.e.} V_{OUT}(IH) \leq (V_{IH})$$

i.e.
$$V_{OUT}(IH) \le (V_{IH} - V_{TN,O})$$



Analytical determination of VTC:

Mid point

$$V_{OUT} = V_{IN} = V_{M}$$

$$V - V - V$$

$$V_{DS,O}(sat) = V_{GS,O} - V_{TN,O}$$
$$= V_{DS,O} - V_{TN,O}$$




$$V_{DS,O}(sat) < V_{DS,O}$$

 $V_{DS,O}(sat) < V_{DS,O}$ N_O is in <u>saturation operation</u>

$$\frac{K_{n,O}}{2} (V_{GS,O} - V_{TN,O})^2 = \frac{K_{n,L}}{2} (V_{GS,L} - V_{TN,L})^2$$

$$\frac{K_{n,O}}{2} (V_M - V_{TN,O})^2 = \frac{K_{n,L}}{2} (V_{DD} - V_M - V_{TN,L})^2$$



Then solve for $V_{\rm M}$

• HW #11: Solve Problems: 19.**1-3**,